Applicants: Sydir et al.

Serial No.: 10/749,913

Filed : December 29, 2003

: 2 of 16 Page

AMENDMENTS TO THE CLAIMS:

This listing of claims replaces all prior versions and listings of claims in the application:

LISTING OF CLAIMS:

1. (Currently Amended) A processor, comprising:

a crypto unit comprising:

a cipher core configured to cipher data received;

a plurality of processing contexts each configured to process at least one data packet at a time and to store cipher keys and algorithm context associated with processing the at least one data packet;

Attorney's Docket No.: INTEL-013PUS

Intel Docket No. P17940

authentication cores configured to authenticate the ciphered data, at least two authentication cores each implementing a different authentication algorithm; and

an authentication buffer configured to store the ciphered data and provide the ciphered data to the authentication cores each in an amount based on the corresponding authentication algorithm implemented;

Serial No.: 10/749,913

Filed : December 29, 2003

Page

wherein the authentication buffer comprises a number of buffer elements corresponding

to a number of processing contexts and the number of processing contexts being independent of

a number of authentication cores.

2. (Cancelled)

3. (Previously Presented) The processor according to claim 1, wherein the plurality of

processing contexts are configured to allow latency of loading cryptographic key material and

packet data to be hidden by pipelining loading of the packet data and the key material into a first

portion of the plurality of processing contexts with processing of the packet data in a second

portion of the plurality of processing contexts.

4. (Previously Presented) The processor according to claim 1, wherein each of the buffer

elements stores data for a respective one of the processing contexts.

5. (Previously Presented) The processor according to claim 4, wherein the buffer

elements have a size that is at least as large as a largest authentication algorithm block size

implemented by the authentication cores.

Serial No.: 10/749,913

Filed : December 29, 2003

Page : 4 of 16

6. (Previously Presented) The processor according to claim 1, wherein the crypto unit

further comprises a plurality of cipher cores configured to cipher data and the authentication

buffer comprises a plurality of authentication buffer elements.

7. (Previously Presented) The processor according to claim 6, wherein the plurality of

cipher cores are coupled to the authentication buffer elements via a first multiplexer device and

the authentication buffer elements are coupled to the authentication cores via a second

multiplexer device.

8. (Previously Presented) The processor according to claim 6, wherein one of the

authentication cores processes data in 16-byte blocks and another one of the authentication cores

processes data in 64-byte blocks.

9. (Previously Presented) The processor according to claim 8, wherein one of the cipher

cores processes data in 8-byte blocks and another one of the cipher cores processes data in 16-

byte blocks.

10. (Currently Amended) A method of cryptographic data processing, comprising:

storing ciphered data in blocks having a predetermined size;

Serial No.: 10/749,913

Filed : December 29, 2003

: 5 of 16 Page

storing the data blocks in a first one of a plurality of buffer elements in an authentication

buffer based upon an associated one of a plurality of processing contexts, the plurality of

processing contexts each configured to process at least one data packet at a time and to store

cipher keys and algorithm context associated with processing the at least one data packet; and

providing the ciphered data to authentication cores each in an amount based on a

corresponding authentication algorithm implemented by an associated authentication core, at

least two authentication cores each implementing a different authentication algorithm,

wherein the authentication buffer comprises a number of buffer elements corresponding

to a number of processing contexts and the number of processing contexts being independent of

a number of authentication cores.

11. (Previously Presented) The method according to claim 10, further comprising

ciphering data received in a first one of a plurality of cipher cores to form the ciphered data.

12. (Previously Presented) The method according to claim 10, further comprising

ciphering data received using a first one of a plurality of cipher algorithms to form the ciphered

data.

13. (Previously Presented) The method according to claim 10, further comprising

authenticating the ciphered data.

Serial No.: 10/749,913

: December 29, 2003 Filed

Page : 6 of 16

14. (Previously Presented) The method according to claim 10, further comprising

authenticating the ciphered data using the authentication algorithms.

15. (Previously Presented) The method according to claim 10, further comprising storing

the ciphered data in a first one of a plurality of buffer elements in the authentication buffer based

upon an associated one of a plurality of processing contexts.

16. (Previously Presented) The method according to claim 10, further comprising the

ciphering data in a plurality of cipher cores, authenticating ciphered data in a plurality of

authentication cores, and processing a plurality of packets in parallel.

17. (Previously Presented) The method according to claim 10, further comprising

determining whether data is to be ciphered.

18. (Currently Amended) A processor, comprising:

a plurality of cipher cores;

a plurality of processing contexts each configured to process at least one data packet at a

time and to store cipher keys and algorithm context associated with processing the at least one

data packet;

Serial No.: 10/749,913

: December 29, 2003 Filed

Page : 7 of 16

an authentication buffer to stored ciphered data from the plurality of cipher cores, the

authentication buffer comprising buffer elements corresponding to processing contexts, wherein

the authentication buffer is coupled to the plurality of cipher cores via a first bus; and

a plurality of authentication cores to authenticate ciphered data from the authentication

buffer, at least two authentication cores each implementing a different authentication algorithm.

wherein the authentication buffer is coupled to the plurality of authentication cores via a

second bus and configured to provide the ciphered data to the authentication cores each in an

amount based on the corresponding authentication algorithm implemented.

wherein the authentication buffer comprises a number of buffer elements corresponding

to a number of processing contexts and the number of processing contexts being independent of

a number of authentication cores.

19. (Previously Presented) The processor according to claim 18, wherein a size of at

least one of the buffer elements in the authentication buffer is at least as large as a largest

authentication algorithm block size implemented by the authentication cores.

20. (Currently Amended) A network switching device, comprising.

a processor comprising a crypto unit comprising:

a cipher core configured to cipher data received;

Serial No.: 10/749,913

: December 29, 2003

Page : 8 of 16

> a plurality of processing contexts each configured to process at least one data packet at a time and to store cipher keys and algorithm context associated with processing the at least one data packet;

authentication cores configured to authenticate the ciphered data, at least two authentication cores each implementing a different authentication algorithm; and

an authentication buffer configured to store the ciphered data and provide the ciphered data to the authentication cores each in an amount based on the corresponding authentication algorithm implemented;

wherein the authentication buffer comprises a number of buffer elements corresponding to a number of processing contexts and the number of processing contexts being independent of a number of authentication cores.

21. (Cancelled)

22. (Previously Presented) The device according to claim 20, wherein the plurality of processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the plurality of processing contexts with processing of the packet data in a second portion of the plurality of processing contexts.

Serial No.: 10/749,913

Filed : December 29, 2003

Page : 9 of 16

23. (Original) The device according to claim 20, wherein each of the buffer elements stores data for a respective one of the processing contexts.

24. (Original) The device according to claim 20, wherein the device includes one or more of a router, network switch, security gateway, storage area network client, and server.

25. (Currently Amended) A network, comprising.

a network switching device comprising a processor comprising a crypto unit comprising:

a cipher core configured to cipher data received;

a plurality of processing contexts each configured to process at least one data packet at a time and to store cipher keys and algorithm context associated with processing the at least one data packet;

authentication cores configured to authenticate the ciphered data, at least two authentication cores each implementing a different authentication algorithm; and

an authentication buffer configured to store the ciphered data and provide the ciphered data to the authentication cores each in an amount based on the corresponding authentication algorithm implemented;

wherein the authentication buffer comprises a number of buffer elements corresponding to a number of processing contexts and the number of processing contexts being independent of a number of authentication cores.

Serial No.: 10/749,913

Filed : December 29, 2003

: 10 of 16 Page

26. (Cancelled)

27. (Previously Presented) The network according to claim 25, wherein the

authentication buffer includes a number of buffer elements corresponding to a number of

processing contexts are configured to allow latency of loading cryptographic key material and

packet data to be hidden by pipelining loading of the packet data and the key material into a first

portion of the plurality of processing contexts with processing of the packet data in a second

portion of the plurality of processing contexts.

28. (Original) The network according to claim 25, wherein each of the buffer elements

stores data for a respective one of the processing contexts.

29. (Original) The network according to claim 25, wherein the device includes one or

more of a router, network switch, security gateway, storage area network client, and server.

30. (Previously Presented) The processor of claim 1 wherein the authentication buffer is

configured to receive unciphered data.

Serial No.: 10/749,913

: December 29, 2003 Filed

: 11 of 16 Page

31. (Previously Presented) The processor of claim 30 wherein the authentication buffer

is configured to provide the unciphered data to one of the authentication cores in an amount

based on an authentication algorithm implemented.

32. (Currently Amended) An integrated circuit chip, comprising:

a processor comprising:

cipher cores configured to cipher data received;

a plurality of processing contexts each configured to process at least one data

packet at a time and to store cipher keys and algorithm context associated with processing

the at least one data packet;

authentication cores configured to authenticate the ciphered data, at least two

authentication cores each implementing a different authentication algorithm; and

an authentication buffer configured to store the ciphered data and provide the

ciphered data to the authentication cores each in an amount based on the corresponding

authentication algorithm implemented;

wherein the authentication buffer comprises a number of buffer elements corresponding

to a number of processing contexts and the number of processing contexts being independent of

a number of authentication cores.

33. (Cancelled)

Serial No.: 10/749,913

: December 29, 2003 Filed

Page : 12 of 16

34. (Previously Presented) The processor of claim 32 wherein the plurality of processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the plurality of processing contexts with processing of the packet data in a second portion of the plurality of processing contexts.

35. (Previously Presented) The processor according to claim 18, wherein the plurality of processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the plurality of processing contexts with processing of the packet data in a second portion of the plurality of processing contexts.